

# Role of UPF and automation in low power checks and static verification

Tanya Sharma, Sanjay Kumar, Neelam R. Prakash, Suryansh

Arora

M.tech, VLSI, Punjab Engineering College, Chandigarh, India Manager, MDG, ST Microelectronics Pvt. Ltd., Greater Noida, India Professor, Punjab Engineering College, Chandigarh, India Technical Leader, MDG, ST Microelectronics Pvt. Ltd., Greater Noida, India

Date of Submission: 05-08-2023

Date of Acceptance: 15-08-2023

ABSTRACT—Low Power devices are emerging at a very rapid rate as a lot of development is being carried out in this field. The need for these devices is increasing day by day, so more research is being done due to the high demand for such chips. RTL file alone is not able to take care of the power specifications of a device alone so there is a need for the introduction of a power-specific file that consists of all information and components of power. This file is called UPF file without which the design flow cannot function, at every stage this file is required and incremented according to the changes happening in the design as per specifications. A golden UPF or a reference file is written first. After writing UPF file then low power checks are done which make sure that the domains and cells placed between them get proper supply for the whole design to work properly and there are no floating values. Low power checks will make sure whether the strategies used are valid or not. If any special cell is placed, then whether it is getting proper supplies or not. Similarly static verification is needed to merge both the UPF and RTL files after elaboration so that simulations can be performed on it. Many power-saving techniques like multi-voltage, clock gating and power gating can be used to save a lot of power.

**Keywords**—UPF; power domain; low power; VC LP; level shifter; isolation cell; scripting; power state table;

# I. INTRODUCTION

Low-power devices are in huge demand these days due to less area and better performance parameters. There is a need for research in this domain as when electronic devices startedprevailing to till now the size of devices has drastically reduced while performance has drastically increased. It was beyond imagination at a certain time in the past to even think of having such devices which would connect us anywhere in this world. Initially resources were limited and hence innovation took place in that specified range. As people started to research in this field, eventually many devices started coming into the picture and the main objective of such devices was the same i.e.improving performance while reducing the power it took.[10]This objective led to many great discoveries and hence in the industry there is a great demand for low-power devices today. This work revolves around low power checks along with static verification of a design. The VLSI design flow is such that the RTL information is readily available but not the information about voltages and hence power which does not give flexibility to alter it according to the user's requirements. This is when a standard like UPF came into picture and the whole scenario changed. UPF file takes the basic components of power into account and writes it in form of a script which is altered at every stage of design flow according to the requirements of the user. Alternatively, low-power checks are required to check if the inter-domain signal crossing is proper as well as the special cells like retention cells are properly placed to support the functionality of the low power design. Moreover, to accompany low power checks static verification is performed to verify the design functionality.[13]

# II. UPF

As the advancements in low power technologies is taking place rapidly, there is a rapid need to introduce a particular standard that can be uniformly accepted everywhere. This need was taken care of by the introduction of writing a power



file, that contained only the information related to the power of that device. Usually, a power file is not written before and simply RTL simulation is carried out, but it has a very major gap as low power cannot be catered to without power intent information. At every level of design flow, this file is required and is updated according to the results of that stage. Gate length reduction with the advancement of chips in modern days leads to increased power consumption, UPF file plays a very crucial role here due to its flexibility and ease of writing. It contains information about the power domains, and various types of cells that are required for catering operations such as shifting from one domain to another with different voltage levels or isolating a domain from others if its functionality is to turn off after some time. It is named as it contains a union of all the components required for representing a power file and incrementing it according to the stage it is in. Power verification is also very crucial as it takes a

lot of time if the special cells like retention cells, level shifter cells are not placed properly. Also, the number of power domains plays an important role as their equivalence can lead to a reduction of power domains and hence lead to low power consumption.[1]

#### A. Power Domain

The main component of a UPF file is a power domain which contains information about the power supply and the supply nets and sets associated with it. A scope is usually defined while creating a power domain and it talks about the current design on which work is going on. It will include everything which will be below it as well. It is the first component of a UPF file and its definition tells about the major components of design. As its name suggests it defines a domain that contains all the power related useful data. PD represents a power domain and there are three power domains in the figure below.[5]



Fig 1:- Power domain structure

The main power domain includes all the elements beneath it, defined by the scope.

create\_power\_domainPD\_Main\_Design -include scope

If another case is taken into the picture where a new power domain called PD1 is to be created according to the specifications of the design then the same command will be used and its elements will be included automatically.[8]

create\_power\_domain PD\_PD1 -elements {PD1}



Fig 2 :- Creation of another power domain PD1



#### **B.** Sypply nets and ports

Once the power domain is set, then comes supply ports and nets used to design the power networks. The voltage supply is transported to the power domain with the help of a supply port and supply nets. The supply port connects the power domain and supply net. They act like connecting bridges and dots between different components and power domains. If power domain is the base, supply nets and port form the basic interconnecting channels. In general, connecting point for nets is power supply and nets are descriptions of power network. In short, they are very important part for a power intent file.[4]



Fig 3:- Supply net and port

create\_supply\_net VDD\_A -domain PD\_PD1 create\_supply\_port VDD\_A -domain PD\_PD1 direction <in/out/inout>

After the creation of both supply nets and ports, now they need to be connected. Similar command connecting them is written after creating them.[3, 13]

connect\_supply\_net VDD\_A -ports VDD\_A

#### C. Supply sets

Supply sets can alternatively be used in place of supply nets and ports. A total of three files are created with the power domain, primary file, default isolation, and default retention. The primary file contains power and ground information so while its creation there is no need to know the name of the power supply. They were added from UPF 2.0 onwards. The use of a supply set is such that it can help in getting the number of power domains down as similar groups of nets can be grouped together. Three functions are specified along with the command which defines the power, ground, and nwell/pwell type connections. The syntax of commands is as follows:

create\_supply\_set SET1 - function {POWER1} function {GND} -function {nwell/pwell}

#### **D.** Power Switch

A power switch is required in the power intent file to control the amount of current entering a domain. The switch works under two conditions which are either on or off and are shown by 1 (ON) and a 0 (OFF). If the switch operates under on condition, it lets the current pass through the domains otherwise it stops the current from passing.[14]





Fig 4:- Power domain

There are two power domains defined one is under PD\_Design and the other power domain is defined by taking the elements A1 and A2. While writing its command, an on state, off state along with input and output ports should be specified.[3]



Fig 5:- Interdomain switch connection

If the interdomain connection is to be done a power management controller is needed, there are two nets VD\_M and VD\_g and if one signal is to be transported to another then a power switch is to be needed. An enable signal is needed to transfer VD\_M to VD\_g. When PG\_EN =1 ,VD\_g = VDD\_M (ON); otherwise, VD\_g = (OFF)



Fig 6:- Power Switch



#### E. Power State Table

The arrangement of power supplies will be done using a power domain and defining supply net and port. Now a set of power patterns and combinations is required to tell which voltage combinations are valid and which are not. It is a very important component of the power intent file as all other commands are useless if this combination is not known. It is usually written in the form of a table where ports and power states are represented along with allowed voltages. There are many problems that are faced during static analysis like power states which are not legal or insufficient. Hence, they help in increasing efficiency and reduce the risk of failure of the power and verification process. All this is done using PST to perform analysis. The syntax for writing PST includes adding a port state and the creating table out of it.[12]



Fig 7:- Power Domains for PST

Three different systems are shown which represent three different components of the same power domain. The supplies along with the permittable voltage levels are as shown. A combination table is created which shows which values of voltages are allowed and at which values the domains will be either switched on or off. While writing a UPF file, as power domain acts as the base, PST adds a structure to it along with allowed numerical values. The power domains are connected to VSS on the other side.[3]

Domain State	SYS_1	SYS_2	SYS_3	
ALL_OFF	A_OFF	B_OFF	C_OFF	
VOL_1	A_ON	B_OFF	C_OFF	
VOL_2	A_ON	B_ON	C_OFF	
ALL_ON	A_ON	B_ON	C_ON	

Table 1:- Power State Table

The following table can be used to write the UPF file for the given design in such a manner that first of all the states will be added by using add\_port\_state command. Then adding PST table with the specified voltage levels and hence creating a PST.

add\_port\_state VDD\_A -state {A\_ON 0.8} -state {A\_OFF OFF} add\_port\_state VDD\_B -state {B\_ON 1.2} -state {B\_OFF OFF} add\_port\_state VDD\_C -state {C\_ON 1.0} -state {C\_OFF OFF} create PST T\_PST supplies {A\_ON B\_ON C\_ON} add\_pst\_state ALL\_OFF -pst T\_PST -state {A\_OFF B\_OFF C\_OFF}

The commands can be continued further according to the PST table, it represents a general format of

commands used to create a PST table.PST adds a structure to UPF file.[12]

#### F. Level Shifter

When signals are crossing from one domain to the other usually the two power domains are not bound to be at the same voltage level which would otherwise lead to an indeterministic value, so a level shifter is a prime requirement. If the voltage levels of two power domains are different then a level shifter is required that either up shifts or down shifts the value according to the requirement. It is a very important cell as without this cell an indeterministic value can occur which can hamper the functionality of the design. At the same time it should be made sure that the level shifter gets proper supply from both ends so that it does not stop working. To define a level shifter, a name is required, in which domain and output or input side to which level shifter is to be applied and





Fig 9:- Signal Mismatch

#### G. Isolation Cell

As the name suggests this cell is used for isolation purposes. Whenever one domain is shutting off due to the functionality of the design and the other one is on then this problem arises and an isolation cell is required. One domain shuts and if other is working then an unknown value floats in the circuit which can even lead to serious loss. An isolation cell fixes or clamps the value to either 0/1/latch along with its location and where it applies. Power domain 1 is off and 2 is on. The basic functioning of an isolation cell is that it consists of an input, an enable signal, and output. If enable signal is zero then input is not translated to output otherwise input is mapped as it is to output.[13]



Fig 10:-Domain shut down

If EN = 0, input is not mapped to output. If EN = 1, input is mapped to output.





H. Retention Cells

There can be an instance if the primary power shuts down so the state which was held previously might not be retained, such a cell which is used to hold on to a state is known as retention cell as it is clear by the name itself. It usually takes more time as well as power resources to return back toa state if by chance that state is lost due to abrupt shut down also system can become unstable and unknown values can start occuring due to indeterministic state entering the system for which retention cell is employed.[7]

# III. VC LP FLOW

Semiconductors have become very important for modern-day devices which demand higher performance and flexibility in terms of

integration and growth. Many advances have been made inthis field recently like improved versions of phones and laptops have become very common and portable. These devices have one basic component which is a battery. The complex structures anddesigns have impacted the functionality of these systems in terms of improving performance. Power is the most critical factor which is required to make the device's performance very good.So, a universally accepted format named UPF which is reusable came into the picture which needs tobe run on this software by Synopsys called VCLP. It is a verification solution where various toolswork effortlessly to run the flow. Optimization and stepby-step iterating the design along with debugging is done using this software.[9]



Fig 12:- VC LP Flow

# **IV. VC LP MESSAGES**

Messages are an important communication medium between the tool and the user to find out about the current scenario of the design and its status. VC LP tool shows the messages in a combination of three keywords separated by underscores. First word depicts an electrical family, the second word depicts object having a problem and the third represents the existing problem. The first word can contain names of special cells and the second word can contain components of UPF like net, instance, or a strategy. The third word will focus on the problem which can be an improper placement of a cell or a missing cell etc. There are a total of eight combinations possible for the first keyword and many options available for the second keyword. The third keyword contains the problem and hence several combinations are possible for the third word as well. An example of a message can be ISO\_STATE\_MISSING which represents that an isolation cell has a power state which is missing in the design definition. By using only three keywords it becomes very simple to understand these messages.[11]





PORT (Port of design or UPF)

Fig 14 :- Object





Fig 15:- Problem

#### **V. VIOLATIONS**

It is expected that a design should have very minimum or no violations but for a design in its initial stage tool might find a few errors and usage of the -verbose command can tell the details of received violations. There might be many reasons for huge errors, some problems can be there with the design specification or setup of the tool. So just by mere accident, many messages can appear, the beauty of this tool is that it only displays the first hundred messages of every tag giving flexibility of commands to display all the messages as well. Report\_violations command can be used to get the summary.[7] There might be many instances where tools might keep similar messages together in that case violations are compressed. Some rules have already been designed for such groupings by the tool, all this process works automatically as after deeply studying these violations a set of groups have been formed under which these violations could be grouped. As an example, two messages which contain problems like strategy missing and instance missing in case of an isolation cell, can be grouped as they both depict that an isolation cell is missing between the power domains. The question mark indicates a missing isolation cell.[8]



Fig 16:- Violation Compression

# VI. RESULTS AND DISCUSSIONS

The industry is moving towards automation as compared to manual processing of work, UPF syntax and rules have already been defined but while dealing with several thousand supplies at the same time, automation comes into picture. It simplifies the script writing process and hence helps in saving time for the user. A series of activities done as a part of the internship majorly revolves around UPF. A basic UPF file requires writing a certain set of commands to be written repetitively like creating power domains, sets and



nets. Such commands can take a lot of time when there are millions of power supplies available along with hundreds of domains. The automation was done using Python and Tcl scripting language. The automation of creating power domains and supply ports and nets is depicted. This automation involves an excel sheet that contains information about the names of power domains, supply nets, and ports specified in the form of sheets. The script is written in Python language using the Pandas library. A text file will be the output of this code which would write the UPF commands automatically in accordance with the excel sheet. Syntax of a UPF script is shown which picks values from the excel file already made manually by the user.[5]

	1	A	_	1	8	C			
	1	Supply Na	me	Di	rection	Supply net VDD_A VDD_AB			
	2	VDD_A		IN					
	а	VDD_AB		OU	T				
	4	VDT		IN.		VDT			
	5	JKU				JKU			
	6	VLX		IN		VLX			
it		A	8		c	D	E		
	Sup	Supply Set Name Power SSI VDD1			Ground	nwell	pwell		
ē	\$\$1				VSS1	VDD1	VSS1		
6	\$52	SS2 VDD2			VS52	VDD2	VSS2		
£1	\$\$1		VDD3		VSSL	VDD3	VSSL		



This is the python code for the automation of UPF script.

```
mport cav
mport pandat we pd
mport be
 fata = pd.read_excell*text.slss*, sheet_same="bloctl*)
fata = data.to_cse(v'spd.css', header=talse)
with upon('up'.av', 'r') as file;
reader = cw,reader(')is)
with upon('up'.is', 'w') as file;
for line is reader;
file!.writelines('ur')
file!.writelines('ur')
file!.writelines('ur')
file!.writelines('ur')
file!.writelines('ur')
file!.writelines('ur')
file!.writelines('ur')
file!.writelines('ur')
data = pd.read_excel('test.clus', thest_mane"thest2")
data = data.ts_ccv('upf2.rea', headerstalus)
filel.writelines("hor")
                   rest.writeLinest
    "create uppely set " + Line[1] + " (function (power " + Line[2] + ")" +
    " - function (power " + Line[1] + ")" +
    " - function (power + Line[4] + ")" +
    " - function (power + Line[4] + ")"]
    full.writeLines("\v")
                           with open('opfi.txt', 'r') as filel:
                                  content1 = file1.read()
                           with open('spf2.txt', 'r') as file2:
                                  content2 = file2.read()
                           # Concatenate the contents of the two files
concatenated_content = content1 + ("\n\n") + content2
                           with open('supply.txt', 'w') as output_file:
output_file.write(concatenated_content)
                           os.remove("upf1.tat")
                           os.remove("soff.tst")
                           os.remove("upf2.cs#"
                           as.remove("upf.csv")
```





File Edit Tools Syntax Buffers Window Help	upf1.txt
Create_supply_port VDD_A create_supply_net VDD_A connect_supply_net VDD_A -ports VDD_A create_supply_net VDD_AB create_supply_net VDD_AB connect_supply_net VDD_AB -ports VDD_AB	



Fig 19:- Automation results

This is the format of UPF file is written below,

/## create supply nets and ports ####### create supply net VD A create supply portVD A -direction in VD\_A connect\_supply\_net -ports VD A create\_supply\_net VD\_B create\_supply\_port VD\_B -direction in connect\_supply\_net VD\_B - ports VD\_B create\_supply\_net VD\_C create\_supply\_port VD C-direction in connect\_supply\_net VD\_C -ports VD\_C # create supply nets create\_supply\_set  $AS_A \setminus$ -function {power  $VD_B$ } \ -function {ground ground  $\}$  -function {nwell VD\_C} -function {pwell ground}  $create\_supply\_set \ BS\_B \ \backslash$ -function {power VD\_C}  $\setminus$ -function  $\{\text{ground gnd}\} \setminus$ -function {nwell VD\_C}  $\setminus$ -function {pwellgnd} # creating power domain create power domain PD ABC -include scope SS VD B GND} -supply {primary available\_supplies {SS\_VD\_C\_GND} -ports "\${memory}/VD\_D"connect\_supply\_netgnd -ports "\${memory}/VS\_S }

#### , ##PST

-state HIGH {-supply\_expr {power == {ON X} && ground == {ON X} &&nwell == {FULL\_on X} &&pwell == {FULL\_on X}}

This UPF is integrated into top after which with the help of the placement and routing team trials were conducted based on the supply being given in the UPF. In VC LP runs to resolve some errors creation of dummy nets was done. A comparison of these runs with the actual runs was done to understand the difference between the two and to check whether the errors are resolved or not. A total of three trials were done using the VC LP tool and the number of errors were checked. The file named Design In Out Variables contains the reference netlist and UPF and sets the variable defined only in the reference flow. In the first run, if we suppose a hundred violations are coming after analysis half of the violations are skipped or waived by the tool, now if in the second iteration



more than a hundred violations come now those fifty waived-off sessions will not interfere with these violations. The first trial is that of a golden UPF and a check summary report showing the number of errors. This is to be compared and increased at every stage of the design flow. The first trial shows the management summary and in detail tree summary which shows the stage, family and number of errors waived by the tool which will not disturb the design in further iterations.[6]

		Manager	ent Summary						
		Stage	Family	Errors	Warnings	Infes	Waiwed		
		UPF	Compatibility				28		
		UPF	DesignConsistency	0			1204		
		UPF	Isolation	0	0		23		
		UPF	LevelShifter UpfConsistency	0	0	0	5411 205		
		Design	Analog	0	.0	0	367		
		Design	Anh	9	9		2766		
		Design	Isolation LevelShifter				4517		
		Design	SignalCorruption		0		3493451		
		PG	PowerGround	1	0		30		
		Total		4	.0	0	1500002		
			*********						**********
Tree Sume							2.0		
Neverity.	STage .							≤siteri1‡	wassed
	1100		IL STRATEGY		a trategy				34
wrent	LOPP		0_STRATMES			mo.an	× .		
wrror	NAMO A	1.5	STRATEGY	112.5-5-3	L PATA		5 V -		3.9
our riser	1.00***	1.5	<b>DTRATHING</b>	3.1412 9	OBDOM	KIANY			
MP.000	1110-0		W_NOPPLY_N					- 10	2.0.0
	111-1-1	1.04	F_CSH_HACH	61					0
m1.4.01	1111-0	100	P_LEAPERSH	TAT	THE COLOR				33
81101	1110-9	1.00	F.LEAFSRSH	. vo.	FARSE:				11
error	0esign	100	ALON NET C						44
******	Design		ALDO NET 1					42	227
and the r	Dargian		ALOG STATE						
10.11.1.1.1.1.1	Own Lar		ALUG, VOLTA						
arrae	Dentagin		<b>RA POMENDO</b>		TATE			- 10	1493451
error	Decision		O_HOFENV_P						2.2
01101	Twisign		0_RLSINPLY		6 C			10	10.00
07101	Design				1000000			80	11
#FF#F	Restor			NUMAR				2	600
#***** #*****	Design	1.12		FUNC					507
wrrmr.	Berlan		IL SHUTPUT					44	22
	Decion	1.5	Q_SIME_STA	7.6				- 62	1
METOF	Data a gro		INST HISS					- 60	1.0
07707	Bern Anger	1.5	LADT PUBLICA	P60				- 44	349
merer	Denign	8.5	LHST_SUFF	2.00					1.0
*****	4746		DUMAIN CO	FVIN					10
#FF8.	8+45	1.00	MACRD TIE						24
errar	8101		INPAT DOMAL					10	20
MARCH AND	LIFT.		STRATEON						5067
Warning	11010		STRATEGY						3.00
Marrie Ling	LINTE	1.00	e centration of						8.20
warning	4.847491	100	F HAD HERT					111	25
warnang	1.597-01	1.04	F PONER DI					10	15-15 (9)
WHEN A PROPERTY.	34879	108	P_NUMPLY_H	0.000.03	with a				11
1007713-008	116-4.	100		OLD-M				. 0	
warning	Design		B_INCUT_TI	E1.0					
mayary	Hecton							- 10	
warning	Design		0_ELSIMPLY 0_ELSONTPU	- weather					44
warmang	Benage		D_PRABLE_E						378
MATTING	Bernhon	110	O_INTERNAL	MOCT	ALC: NOTICE			- 10	1001
WATTEND	Bettinger	3.4	0_LSOUTPUT	WAST	TE.				1.4
MATTLETTE	Omesign	15	0_DUTPUT_U	FFC ONH				44	10.0
warning	Deslan		INPUT_TIE					40	<b>X</b>
wathing	Dane kappe		_tust_rom:					30	+++2548
PROFILE AND PARTY.	Dettage		_OUTUND_CO					- 10	
warning	Barssign		PO CONSTM	States and					
warming	PN-		-0. Crimban	ACC FORM					and the second s
total	12000	1.1	0010000-00				0.5	4	1000003

Fig 20 :- Snapshot of summary of trial 1

Both management and tree summary is shown in the figures.

The second trial was done by commenting one supply net to check its impact on the number of violations and errors coming and the number of errors waived off was reduced by one in the management and tree summary. The same warning of connect\_supply\_net missing with different codes is shown in the figure which were encountered in the first trial named UPF\_CSN\_MACRO.



anagen	ent Sime	sary							
+++++++			+++++++				******	******	
tage	Family			Errors	Warnsn	da:	3nfas	WAIANG	
1171	*******	******	******			10.11	100112	+++++++++	
PF.	Compati						.0	28	
PE-	Designo		ency			.0	0	3294	
PE -	Iselati			0		.0	. 0	23	
69 -	Levelsk	ufter.					0	5411	
PF .	<b>UpfCon</b>	isten:	y :	5				294	
esign.	Analog		5.0			.0	0	367	
esign.	Aph					-0	0	0.01	
es100	Isulati	101					8	2764	
esign	Levelsh						0	4317	
esign	Signald		ine.			0	0	1493451	
6	Powertie							24	
	COMPTO	-one-role						-	
11.11						10.00		an alternation	
utal.						0		1568001	
	Tree Sume	are	212222						
- 1	Severaty		Tag			Count	Waty	-	
	Deveraty	Stage	rag.			Count	walv	4.42	
	error	UPF		ATEGY_MISSING				22	
	error	UPF		ATHISSING_NOB	DUNDARY	0		1	
	error	UPF	LS_STRA	TEGY_MISSING THISSING_NOBO	innany.			13	
	ATTOF .	UPF		PLY_STATE	and and a second			66	
	error	UPF	UPF_CSN	MACRO		5	0 11		
	arrar	UPF	UPF_LEA	FSRSN_STATE		0			
	error	UPF	UPF_LEA	FSRSN_VOLTAGE PS.Y_UNDRIVEN				11	
	BFFOF	Design	ANALOG	NET_CONSTANT				43	
	REFOR	Design	ANALOG_	NET_INCORRECT		0			
	ercor	Design	ABAL DG	STATE_UNSAFE					
	error	Design	ANALOG	VOLTAGE_UNSAFE	ŧ				
	Arror	Design		INV_FUNC				22	
	wrron	Desage	150_015	INPUT_FUNC T_MISSING		0	0 15		
	error	Design	150_1MS	T_MISSING					
	error	Design Design		T_TRANSPARENT		0 660			
	BITOF	Design	150 151	NUMET FLINC				2	
	error	Design	150_150	UTPUT_FUNC		0		22	
	error	Design	150_51M	K_STATE		0		1	
	error	Design	15_1857	HISSING		0		14	
	error	Design	LS_INST	SOFFIX				10	
	HTTOP.	PG	PG DOMA	IN_CONN		2			
	error	PG .	PG_MACH	0_TIE LY_UNDRIVEN		0		24	
	wirning	PG	COMPAT	LY_UNDRIVEN DOMAIN_STDCEL				3 26	
	warning	UPF	LS STRA	TEGY_FURCE			58		
	warming	UPF	LS STRA	TEGY IGNORED				38	
	warning.	UPF	UPF_GRD	MD_DIFF MIXTURE		0		20	
	warning.	UPF	UPF_PAD UPF_POW					25	
	warning warning	UPF		PLY_MISSING				10	
	warming	UPF	UPF_SUP	PLY_NOLOAD				3	
	warning	Design	ACE_INP	UT_TIELO		0		2	
	warning	Design		A_CONSTANT INPUT_NASTE				2 46	
	warning	Design	150 ELS	OUTPUT_WASTE				43	
	warning	Design	ISD_ENR	ALE_EXPR		0		78	
	warming	Design		ERMAL_NDCR055		0	.9	81	
	warning warning	Design Design	150_150	UTPUT_WASTE PUT_UNCONN		8	2	14	
	warning	Design	LS INPL	T_TTELO			- 18	1	
	warning	Design	LS_INST	FORCE			44	58	
	warning	Design	LS DUTG	ND CONN		0		3	
	warning warning	Design	ST DO C	UT_UNCONN ONSTMACED				1	
	and strange						annin d		
	Total				у	15080	0.1		

Fig 21 :- Snapshot of summary of trial 2

In the third trial, same thing was repeated again, including one more error of PG\_DOMAIN\_CONN where the pin or supply is not getting matched, again a very common error, a dummy supply was commented to check its impact on the number of errors waived by the tool. It was observed that it waived off one less error as compared to the previous trial.



Stage	Family			Errors	Warnings		Infos	Waived
				********	*******		******	
UPF	Compatib	ility		0	0		0	28
UPF	DesignCo	nsiste	ncy	0	0		0	1284
UPF	Isolation	n		0	0		0	23
UPF	LevelShi	fter		0	0		0	5411
UPF	UpfConsi	stency		5	0		0	203
Design	Analog			0	0		0	367
Design	Anb			0	0		0	2
Design	Isolatio	0		0	0		0	2766
Design	LevelShi			0	0		0	4517
Design	SignalCo		0.0		e		e :	1493451
PG	PowerGro		201	1	0		0	28
	roweroro					1		
Total				6	0		0	1508000
	-	The state of the s				111		
	Severaty	Stage	teg	0011494110000	- 64		Battall	
	erter	UPP 1	258,578	NATEON_REDISTRG			32	
	etter	SPF	250, 579	ATMENEINE, KEREN ATREN MUNITUR ATMENEINE, KEREN MAY, STATE	UNDARK	.0	1	
	art107	100	15.010	THEY MOULDS.	ALC: NO.	2	14	
	artur	685	PIN 10	IN.Y_STATE			368	
	61107	084	1011.538	NACED .		18.		
	WITET WITET	SPT .	104 10	ATTACK ACTACE		-	11	
	wffter	144		HTSHIN, VOLTARE HILV, NEUTATE HILV, NEUTATE		31		
	01701	189	WPF_MP	HY, V, UNDERVER				
	01107 01107	Design	ANALOG,	NET_CONSTANT		1	48	
	##TW7			STATE UNDAFE.		÷.	6.8	
		Berrige.	ANAL/RD	VOLYAGE UNDAFE			34	
	erter etror	Benzan	COMB_PO	INCROSON, STATE		8	1403451	
				DUNT_FUNC		÷.	20	
	81107	Baildet	154.06	T 94251286			38	
	erner	Benciate	110, 201	T_TRANSPARENT			100	
	A1107	Design.	210.10	DEPUT_FUNC		\$	547	
	APTHE	Besign	150,150	NETTINET FUNC			32	
	84707	Sec.20	250.50	BR STATE				
	0779/F	Design	1.5, 5911	C ARDUNO		τ.	14	
	67107	Dwilgh.	15 1011	L PRESERVE		÷.		
	witwit	PH	PG 0:044	THE COMM		16		
	87707	- The second sec	PG_MO	RO_TIE N.V_ONERIVEN			24	
	ARRY YOL HU	in the	LINNAT	DOMAIN STOCKLL ATEGY_FORCE STOCY_TIMORED DANS DIFF		5	28	
	warmang	100	15,570	TUNY_FORCE			3967	
	werning	UPC LOCK	LS_STA	CERONAL YOURS		:	338	
	WETRING	194	344 440	END DIFF			25	
	warming	SPT	107 105	416 01FF		8	359	
	marrising	SPE	349_534	NPLY_MISSING				
	WATTLING	CPF.	107.00	HPCY_MULDAD NIT_TIELD		2	1	
	WATNING	Secion	190 BAT	FA CENISTANT		÷.	2	
	wartung	Securit	110 81.1	LEWSTANT MALTE				
		Becips	120.811	UNITINIT_MADTE		2	43	
	MATELINE	Beauge	350,107	HALE_EARS		8	001	
	warming-	Design	110,131	RUTIFUT_WASTE				
	werning.	Design	156_001	TUT_UNCOM		2	253	
	wathing	Benner	15, 1911	17_110.0 7 #08/CE		÷.	4458	
	werning	Detight	LL dute	VIEL CRIMIN		.0	8	
	WATTLED	Secope.	LS_OUT	NUT_UNICIDES CONSTITUTION		8	1	
	warming	-	51,94,5	Council Lingue Bolin			X	
	Total						1306968	

Fig 22 :- Snapshot of summary of trial 3

The number of errors waived is increasing as commenting of supply nets is done which shows the importance of creating dummy nets. Theseviolations are very important even at later stages of design flow.

#### **VII. CONCLUSION**

The purpose of this work was to understand the UPF files and learn about techniques to save power in a complex design. As every design goes through the design flow incorporating a power file at every stage ensures that the power is well defined and design is well aware about the power and its impact can be such that it can help in low power devices. The work concludes with three trials showing the wavering of a huge number of errors and shows the impact of dummy nets on the errors and hence design.

Only RTL simulation alone cannot contribute to power saving and verification, integration of both files is needed to finally simulate the design. The understanding of



violations and errors helped in understanding what is happening at ground level which in turn leaves room for any further designchallenges that might be faced in future. Overall, a UPF file is very compact and can be easily altered and integrated at design flow steps. Without a UPF file no new design in the backend can begin as it is the initial as well as the final stage of product development and flow. In our day-to-day life cannot be imagined without low-power devices and this demand is increasing every day.

# REFERENCES

- [1] Arumugam N, Shakthi P M & Subramanian S, 2021, SAPON approach: A new technique for Low Power VLSI Design, IEEE 2nd International Conference on Applied Electromagnetics, Signal Processing, & Communication (AESPC), Bhubaneswar, India, 26-28 November 2021 pp. 1-6.
- [2] B S & Chavan A P, 2021, Ultra-Low Power, Area Efficient and High-Speed Voltage Level Shifter based on Wilson Current Mirror, IEEE Mysore Sub Section International Conference (MysuruCon), Hassan, India, 24-25 October 2021 pp. 108-113.
- [3] Challa N. K., Neelkuditi U. R.,2016, The new era on low power design and verification methodology, International Journal of Advances in Science Engineering and Technology, Vol. 4, pp. 160-165.
- [4] Faynot O, Barraud S, Dubreuil T, Vianello T, Ollier E, Dutoit D, Andrieu F, Clemidy F &Arcamone J, 2023, Distruptive approaches towards energy efficient VLSI technology, International VLSI Symposium on Technology, Systems and Applications, HsinChu, Taiwan, 17- 20 April 2023 pp. 1-2.
- [5] Gagarski K, Petrov M, Moiseev M, Klotchkov I, 2017, Power specification, simulation and verification of systemC designs, IEEE East-West Design & Test Symposium (EWDTS), Yerevan, Armenia, 14-17 October 2016 pp. 1-4.
- [6] Haripriya K R, Somkuwar A &Kumre L, 2020, Low power checks in multi voltage designs, WSEAS Transactions on Electronics, Vol. 11, pp. 140-145
- [7] H C C& Wen C H, 2017, Speeding up power verification by merging equivalent power domains in RTL design with UPF, International Test Conference in Asia (ITC-Asia), Taipei, 63 Taiwan, 13-15 September 2017 pp. 168-173.

- [8] Kalsing A, Fesquet L &Aktouf C, 2017, Towards consistency checking between HDL and UPF descriptions, Forum on Specification and Design Languages (FDL), Verona, Italy, 18- 20 September 2017 pp. 1-6.
- [9] Kulkarni R R& Kulkarni S Y, 2014, Energy efficient implementation, power aware simulation and verification of 16-bit ALU using unified power format standards, International Conference on Advances in Electronics Computers and Communications, Bangalore, India, 10- 11 October 2014 pp. 1-6.
- [10] Malhotra N S, 2015, Low power designing VLSI chips, International Conference on Advances in Computer Engineering and Applications, Ghaziabad, India, 19-20 March 2015 pp. 948-951.
- [11] Mandal S, Costa A, Hazra A, Dasgupta P, Naware B, Chunduri R &Basu S, 2017, Formal Verification of Power Management Logic with Mixed-Signal Domains, 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID), Hyderabad, India, 07-11 January 2017 pp. 239-244.
- [12] N R & Sujatha B K, 2019, Power Aware design and Convergence of Router using Unified Power Format Standards, 4th International Conference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT), Bangalore, India, 17-18 May 2019 pp. 307-312.
- [13] Nagendra J &Ramavenkateswaran N, 2020, An Overview of Low Power Design Implementation of A Subsystem using UPF, International Conference on Inventive Computation Technologies (ICICT), Coimbatore, India, 26-28 February 2020 pp. 1042-1047.
- [14] Nagesh N. M., Nagabushan M &Swaminanthan J. N., 2020, Low Power methodologies for improving and targeting the power intent using unified power format, Journal of Green 64 Engineering, Vol. 10, pp. 1139-1154.